FIR Filter Reference Design in Verilog
$240-2000 HKD
ชำระเงินเมื่อจัดส่ง
We are looking for a FIR filter design in Verilog with the following requirements:
- 16-bit input, 16-bit fixed coefficient
- 39-bit output
- 256 taps
Please provide 2 implementations:
1. serial implementation using 1 multiplier
2. partial parallel implementation with 4 multiplers
หมายเลขโปรเจค: #16227583
เกี่ยวกับโปรเจกต์
มอบให้กับ:
Hi, my name is Zeeshan. I would love the opportunity to assist you in designing FIR filter in Verlog. I have read your requirements and can design a good filter in Verilog. I have completed BS Electrical Engineering a เพิ่มเติม
freelancer 4 คน กำลังเสนอราคาในงานนี้ โดยมีราคาเฉลี่ยอยู่ที่ $1594
Dear sir I have more than 10 years experience in digital design using verilog I have done many implementations of FIR filter and I can fullfill all the requirement Best regards
Hello! Please check my profile and reviews to know a bit about me and my work. It would be great if I could help you out with the same. Thank you!
