Hey guys i have attached all relevant files below please take a look at them all before starting because they will help you very much with the assignment
Here is the assignment sheet
Verification Analysis Part 1
Using the reference file [login to view URL] and Mentor Graphics Hyperlynx,
focussing on just the SPI associated nets between U1 and U2.
a. Run a batch analysis and identify any problems for crosstalk or impedance.
(comment on results, screen shot alone is insufficient) [10 marks].
b. Produce a waveform simulation for the net S17_SPI_CLK, with clock speeds
of 25 MHz and 50MHz, with R65 set to 330Ω. What is the delay between
transmission at U1 and receipt at U2? Describe the waveforms at the
transmitter and receiver, identifying what is happening. Change R65 to 33Ω
and re-simulate. [10 marks]
c. Export the net to LineSim, adjust the nets parameters (by adjusting resistor
values and track widths only) to improve the SI and produce a new waveform
simulation and value for the delay with clock speeds of 25 MHz and 50MHz.
Describe what the problem(s) with the nets trace parameters were, and how
they were corrected. [20 marks]
2. Verification Analysis Part 2
For development the microcontroller (U2) is linked via J6 to the external
world. Part of which is the Serial Wire Debug lines of SWCLK and SWDIO.
Simulate communications at 25 MHz using the IBIS generic_model 74ALSXX
Line driver (3V3 level) for the J6 pins (as outputs). Open the reference
linesim file [login to view URL] in Mentor Graphics Hyperlynx, which is an export of
the SWDIO transmission line from part 1; simulate the following termination
methods, choosing appropriate component values (give reasons why these
were chosen), include screen shots of the simulated waveforms (horizontal
scale set to 10ns/div), and line schematic:
(describe waveforms and any problems)
a. No termination
b. AC termination
c. Thevenin (Pull up to VCC_MCC_3.3V)
d. Shunt resistor
e. Series Resistor
[10 marks/section]
Recommend which of these is the most suitable for this particular application
and justify your answer.
Tanks for reading
Hi
Sir I am an expert PCB designer with more than 8 years of experience I can do the required testing of the product
Please get in touch to discuss it further
I am waiting for your reply to start
Regards
Hi sir I gone through your requirements of the project
I have know the pads hyperlynx signal integrity
If you need more information about me please see my profile
Thank you